The 5 technical challenges that Cerebras overcame when constructing the primary trillion transistor chip

0
7

Superlatives are plentiful Cerebras, the next-generation stealthy silicon chip firm that wishes to show coaching right into a deep studying mannequin simply as quick as shopping for toothpaste from Amazon. After almost three years of calm growth, Cerebras at this time launched its new chip – and it's a doozy. The "Wafer Scale Engine" is 1.2 trillion transistors (probably the most ever), 46.225 sq. millimeters (the biggest ever), and consists of 18 gigabytes of on-chip reminiscence (most of each chip presently available on the market) and 400,000 processing cores (guess the superlative).

<img aria-describedby = "caption-attachment-1870839" class = "wp-image-1870839 size-large" title = "CS_Wafer_Keyboard_Comparison" src = "https://techcrunch.com/wp-content/uploads/2019/08 /CS_Wafer_Keyboard_Comparison.jpg?w=680 "alt =" CS Wafer Keyboard Comparability” width=”680″ top=”383″ srcset=”https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Keyboard_Comparison.jpg 1600w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Keyboard_Comparison.jpg?resize=150,84 150w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Keyboard_Comparison.jpg?resize=300,169 300w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Keyboard_Comparison.jpg?resize=768,432 768w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Keyboard_Comparison.jpg?resize=680,383 680w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Keyboard_Comparison.jpg?resize=50,28 50w” sizes=”(max-width: 680px) 100vw, 680px”/>

Wafer Scale Engine from Cerebras is bigger than a typical Mac keyboard (by way of Cerebras Programs)

It has made a giant splash right here at Stanford College on the Hot Chips conference, one of many massive silicon business confabs for product introductions and route maps, with completely different ranges of oohs and aahs amongst guests. You’ll be able to learn extra about the chip from Tiernan Ray in Fortune and skim the white paper from Cerebras itself.

Superlatives apart, nonetheless, the technical challenges that Cerebras needed to overcome to succeed in this milestone, I discover the story extra attention-grabbing right here. I sat down with founder and CEO Andrew Feldman this afternoon to debate what his 173 engineers have quietly constructed right here in recent times with $ 112 million in enterprise capital funding from Benchmark and others.

Rising up means nothing however challenges

First, a quick background on how the chips are made that energy your telephones and computer systems. Fabs resembling TSMC take normal silicon wafers and divide them into particular person chips by utilizing mild to etch the transistors into the chip. Wafers are circles and chips are squares, so there’s a primary geometry concerned in dividing that circle into a transparent set of particular person chips.

A serious problem on this lithography course of is that errors can creep into the manufacturing course of, which requires in depth testing to confirm high quality and pressure fables to throw away poorly performing chips. The smaller and extra compact the chip, the much less seemingly a person chip might be out of operation, and the upper the yield for the fab. Larger yield equals increased revenue.

Cerebras throws away the concept of ​​etching quite a few particular person chips on a single waffle as an alternative of simply utilizing your entire wafer itself as one big chip. This permits all these particular person cores to attach straight to one another – vastly accelerating the vital suggestions loops utilized in deep studying algorithms – however that is on the expense of giant manufacturing and design challenges to create and handle these chips .

<img aria-describedby = "caption-attachment-1870847" class = "size-large wp-image-1870847" title = "CS_Wafer_Sean" src = "https://techcrunch.com/wp-content/uploads/2019/08 /CS_Wafer_Sean.jpg?w=665 "alt =" CS Wafer Sean” width=”665″ top=”680″ srcset=”https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Sean.jpg 4390w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Sean.jpg?resize=147,150 147w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Sean.jpg?resize=293,300 293w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Sean.jpg?resize=768,786 768w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Sean.jpg?resize=665,680 665w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Sean.jpg?resize=32,32 32w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Sean.jpg?resize=50,50 50w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Sean.jpg?resize=64,64 64w” sizes=”(max-width: 665px) 100vw, 665px”/>

The technical structure and design of Cerebras was led by co-founder Sean Lie. Feldman and Lie labored collectively on an earlier startup known as SeaMicro, which bought $ 334 million to AMD in 2012. (By way of Cerebras Programs)

In keeping with Feldman, the primary problem the staff encountered was coping with communication by way of the & # 39; scribe traces & # 39 ;. Whereas the Cerebras chip features a full wafer, at this time's lithographic tools should nonetheless act as if particular person chips have been being etched into the silicon wafer. The corporate due to this fact needed to give you new strategies to permit every of these particular person chips to speak with one another all through your entire wafer. In collaboration with TSMC, they not solely got here up with new communication channels, however additionally they needed to write new software program to course of chips with trillion plus transistors.

The second problem was yield. With a chip protecting a whole silicon wafer, a single imperfection in etching that wafer might disable your entire chip. This has been the block of complete wafer expertise for many years: as a result of legal guidelines of nature it’s primarily inconceivable to repeatedly etch a trillion transistors with good accuracy.

Cerebras approached the issue with redundancy by including additional cores within the chip that might be used as a backup within the occasion that an error appeared close to the core on the wafer. "You solely need to preserve 1%, 1.5% of those guys apart," Feldman defined. By leaving additional cores, the chip can primarily heal itself, stroll across the lithography error and make a whole silicon chip of the wafer viable.

Enter unknown territory in chip design

The primary two challenges – speaking over the scribe traces between chips and processing effectivity – have been blatant chip designers learning complete waffle chips for many years. However they have been recognized points, and Feldman mentioned they have been truly simpler to resolve than anticipated by approaching them once more utilizing trendy instruments.

Nevertheless, he likes the problem of climbing Mount Everest. "It's like the primary set of fellows didn't climb Mount Everest, they mentioned," Shit, that first half is absolutely onerous. "After which the following set got here and mentioned," That shit was nothing. "That final hundred meters, that's an issue. & # 39;

And certainly, in response to Feldman, probably the most tough challenges for Cerebras have been the next three, as a result of no different chip designer had handed the scribe line communications and challenges to truly discover what occurred subsequent.

The third problem for Cerebras was coping with thermal growth. Chips develop into extraordinarily scorching throughout use, however completely different supplies broaden at completely different speeds. That signifies that the connectors that join a chip to the motherboard should additionally broaden thermally at precisely the identical pace, in any other case cracks will happen between the 2.

Feldman mentioned that "How do you get a connector that may face up to (that)? Nobody had ever accomplished that earlier than (and due to this fact) we needed to invent a cloth. So we obtained a PhD in supplies science, and we needed to invent a cloth {that a} might take in a part of that distinction. "

As soon as a chip has been manufactured, it should be examined and packaged for cargo to OEMs (Authentic Gear Producers) that add the chips to the merchandise utilized by finish prospects (knowledge facilities or shopper laptops). Nevertheless, there’s a problem: completely nothing available on the market is designed to deal with a complete wafer chip.

<img aria-describedby = "caption-attachment-1870842" class = "size-large wp-image-1870842" title = "CS_Wafer_Inspection" src = "https://techcrunch.com/wp-content/uploads/2019/08 /CS_Wafer_Inspection.jpg?w=680 "alt =" CS Wafer Inspection” width=”680″ top=”468″ srcset=”https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Inspection.jpg 4708w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Inspection.jpg?resize=150,103 150w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Inspection.jpg?resize=300,207 300w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Inspection.jpg?resize=768,529 768w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Inspection.jpg?resize=680,468 680w, https://techcrunch.com/wp-content/uploads/2019/08/CS_Wafer_Inspection.jpg?resize=50,34 50w” sizes=”(max-width: 680px) 100vw, 680px”/>

Cerebras designed its personal testing and packaging system to course of its chip (By way of Cerebras Programs)

“How the hell do you do it? Properly, the reply is that you simply invent a variety of junk. That’s the fact. Nobody had a printed circuit board of this measurement. Nobody had connectors. No person had a chilly plate. No person had instruments. Nobody had instruments to align them. Nobody had the instruments to cope with it. Nobody had software program for testing, & Feldman defined. "And so we designed this whole manufacturing stream, as a result of no person has ever accomplished it." Cerebras expertise is rather more than simply the chip it sells – it additionally incorporates all of the related machines wanted to truly produce and bundle these chips.

Lastly, all that processing energy in a single chip requires monumental energy and cooling. The Cerebras chip makes use of 15 kilowatts of energy to work – an enormous quantity of energy for a person chip, though comparatively just like a contemporary AI cluster. All that energy additionally must be cooled and Cerebras needed to design a brand new method to ship each for such a big chip.

It primarily approached the issue by turning the chip on its facet, in what Feldman & # 39; the Z dimension & # 39; known as. vertical in any respect factors within the chip, for an excellent and constant entry to each.

And so these have been the next three challenges – thermal growth, packaging, and energy / cooling – that the corporate labored 24 hours a day to ship in recent times.

From idea to actuality

Cerebras has a demo chip (I noticed one, and sure, it's in regards to the measurement of my head), and it has began delivering prototypes to prospects in response to experiences. Nevertheless, as with all new chips, the massive problem is scaling manufacturing to satisfy buyer demand.

The scenario is a bit uncommon for Cerebras. As a result of it locations a lot computing energy on one wafer, prospects don't essentially have to purchase tens or lots of of chips and stick them collectively to make a compute cluster. As a substitute, they could solely want a handful of Cerebras chips for his or her in-depth studying wants. The subsequent essential section of the enterprise is to attain scale and guarantee a continuing supply of its chips, which it packages as a & # 39; system gadget & # 39; of your entire system that additionally consists of its personal cooling expertise.

Count on to listen to extra particulars about Cerebras expertise within the coming months, particularly because the battle for the way forward for profound studying processes continues.

Read More

LEAVE A REPLY

Please enter your comment!
Please enter your name here